



# UNITED STATES PATENT AND TRADEMARK OFFICE

H'A

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,421	09/10/2003	Andrew Strachan	NSC1-M3200 [P05675]	4626
7590	06/30/2006		EXAMINER	
STALLMAN & POLLOCK LLP ATTN: MICHAEL J. POLLOCK 353 SACRAMENTO STREET SUITE 2200 SAN FRANCISCO, CA 94111			ISAAC, STANETTA D	
			ART UNIT	PAPER NUMBER
			2812	
			DATE MAILED: 06/30/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/659,421	STRACHAN ET AL.
	Examiner	Art Unit
	Stanetta D. Isaac	2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 12 May 2006.
- 2a) This action is **FINAL**.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 4-6 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 4-6 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.


#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 09 September 2005 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

  
 LYNN A. GURLEY  
 PRIMARY PATENT EXAMINER  
 TC 2800, AU 2812

#### Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (RTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

## **DETAILED ACTION**

This Office Action is in response to the amendment and RCE filed on 5/12/06.

Currently, claims 4-6 are pending.

### ***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/12/06 has been entered.

### ***Specification***

The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

### ***Claim Objections***

Claim 6 is objected to because of the following informalities: On line 3, "eture" should read as "feature". Appropriate correction is required.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 4 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

It is indefinite, in claim 4, lines 6-10, whether “the perimeter of the primary dopant region” is the “primary dopant region”, “a perimeter of the primary dopant region”, or whether the “perimeter of the primary dopant region” is an additional “perimeter of the primary dopant region”.

Claims 5 and 6 recites the limitation "semiconductor material" in lines 12-13 and 16-17, respectively. There is insufficient antecedent basis for this limitation in the claim.

#### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bol et al., US Patent 6,699,775 in view Pfirsch US Patent 5,736,445.

Bol discloses the semiconductor method substantially as claimed. See figures 1-9, and corresponding text, where Bol shows, pertaining to claim 4, a method of forming a graded junction, in a semiconductor substrate utilizing an integrated circuit fabrication technique that is characterized by minimum geometry feature, the semiconductor substrate having a first

conductivity type (*Note*: based on the teachings of Bol having the same steps of the method, for example, using a single mask and a single implantation step, it is inherent that a graded junction is formed), the method comprising: introducing dopant into a first region of the semiconductor substrate **21** to form a primary dopant region **67, 68, 69** (active regions, pn junction) having a second conductivity type (figure 6B; col. 4, lines 66-67; col. 5, lines 1-5, boron) that is opposite the first conductivity type, the primary dopant region having a first dopant concentration (col. 4, lines 11-13), the perimeter of the primary dopant region **65, 66** defining a primary junction between the primary dopant region and the semiconductor substrate (figures 6A-6B; col. 2, lines 5-33; col. 3, lines 63-67; col. 4, lines 60-67; col. 5, lines 1-5); simultaneously with forming the primary dopant region **65, 66**, introducing the dopant into a second region of the semiconductor substrate to form a perimeter dopant region having the second conductivity type in the semiconductor substrate around the perimeter of the primary dopant region and spaced-apart from the primary junction during a thermal diffusion step (col. 2, lines 27-33; col. 4, 60-67; col. 5, lines 1-5); performing the thermal diffusion step such that the dopant in the primary dopant region and the dopant in the perimeter region diffuse to provide a graded dopant region (figure 6C; col. 4, lines 16-20). In addition, pertaining to claim 5, Bol shows a method of forming a graded junction in a semiconductor substrate utilizing an integrated circuit fabrication technique that is characterized by a minimum geometry feature, the semiconductor substrate having a first conductivity type, the method comprising: forming a patterned mask **22/23/24** on an upper surface of the semiconductor substrate, the mask including a first opening **62, 63, 64** that exposes a first upper surface area of the semiconductor substrate and a second opening **60, 61** that defines a perimeter upper surface area that surrounds and is spaced-apart from the first upper surface

area during a thermal diffusion step that is part of the integration circuit fabrication technique, the second opening having the minimum geometry feature (figure 6A-6B; col. 4, lines 60-67; col. 5, lines 1-5); in a single ion implant step, utilizing the mask to implant dopant having a second conductivity type opposite the first conductivity type into the first upper surface area of the semiconductor material to define a primary dopant region 67, 68, 69 therein and into the perimeter upper surface area of the semiconductor material to define a perimeter dopant ring (openings 60 and 61 form the guard rings) therein that is spaced-apart from the primary dopant region thereby defining a primary junction between the primary dopant region and the semiconductor material (figures 6A-6B; col. 2, lines 27-33; col. 4, 45-67; col. 5, lines 1-5); and performing the thermal diffusion step such that the dopant in the primary dopant region and in the perimeter dopant ring diffuse to provide a graded dopant region (figure 6C; col. 4, lines 16-20). Finally, pertaining to claim 6, Bol shows a method of forming a graded junction in a semiconductor substrate utilizing an integrated circuit fabrication technique that is characterized by a minimum geometry feature, the semiconductor substrate having a first conductivity type, the method comprising: forming a patterned mask 22/23/24 on an upper surface of the semiconductor substrate, the mask including a first opening 62, 63, 64 that exposes a first upper surface area of the semiconductor substrate and a second set of openings 60, 61 that define a plurality of quadrilateral island areas on the upper surface of the semiconductor substrate, the island areas being disposed around and spaced-apart from the perimeter to the first upper area (col. 4, lines 1-5, *Note*: since Bol teaches that the desired windows may be segments of closed polygonal or hexagonal annuli it would include island areas); in a single ion implant step, utilizing the mask to implant dopant into the first upper surface area of the semiconductor

substrate to define a primary dopant region therein and into the perimeter upper surface island areas of the semiconductor substrate to define a plurality of quadrilateral perimeter dopant islands **65, 66** therein that is spaced-apart from the primary dopant region **67, 68, 69** thereby defining a primary junction between the primary dopant region and the semiconductor substrate (figure 6A-6B; col. 2, lines 27-33; col. 4, 45-67; col. 5, lines 1-5); and performing the thermal diffusion step such that the dopant in the primary dopant region in the perimeter dopant islands diffuses to provide a graded dopant region (figure 6C; col. 4, lines 16-20).

However, Bol fails to show, pertaining to claims 4-6, diffusing the dopant in the primary dopant region and the dopant around the perimeter of the primary dopant region to provide a graded dopant region that includes an interior portion that has a first dopant gradient with a first maximum dopant concentration and a perimeter portion that is contiguous with the interior portion and has a second dopant gradient with a second maximum dopant concentration that is less than the first maximum dopant concentration, and wherein the width of the perimeter dopant ring is less than two times (2x) the lateral diffusion length of the primary junction during the diffusing step.

Pfirsch teaches on figures 1-3b, and corresponding text, a similar method of forming a graded junction in a semiconductor material by using a single mask and reducing the dopant concentration by varying the openings within the mask. In addition, the implanted dopants are diffused laterally beneath the mask regions by a subsequent heat treatment, where the diffusion process is performed in terms of temperature and duration, resulting in regions that are contiguous, providing an improvement in the use of dopant concentration within semiconductor devices (col. 5, lines 3-45; col. 6, lines 2-40 and lines 54-60).

It would have been obvious to one of ordinary skill in the art to, incorporate, diffusing the dopant in the primary dopant region and the dopant around the perimeter of the primary dopant region to provide a graded dopant region that includes an interior portion that has a first gradient with a first maximum dopant concentration and a perimeter portion that is contiguous with the interior portion and has a second dopant gradient with a second maximum dopant concentration that is less than the first maximum dopant concentration, and wherein the width of the perimeter dopant ring is less than two times (2x) the lateral diffusion length of the primary junction during the diffusing step, in the method of Bol, pertaining to claims 4-6, according to the teachings of Pfirsch, with the motivation that an elevation of electric strength can be achieved by varying the openings within the mask in order to vary the dopant concentration. In addition, the diffusion step, taught by Pfirsch, reduces the amount of surface space between transistor devices, resulting in an increase in the number of transistor devices formed on the semiconductor chip.

#### *Response to Arguments*

Applicant's arguments filed 8/25/05 have been fully considered but they are not persuasive. In response to Applicant's Remarks, pages 4-5:

Applicant raises the clear issue of whether Bol alone or in combination of Bol in view of Pfirsch, teaches or suggest, a specified width of mask opening.

The Examiner takes to position that the method of forming a graded junction in a semiconductor material having a first conductivity type, as taught by Bol along with the combined teachings of Pfirsch, would lead one of ordinary skill in the art to have a specified width of mask opening. Specifically, Bol shows, in figures 1-2, the use of a single patterned

mask that allows for a single implant. It would be obvious that a specified width of the mask opening is obtained based on the fact that a single mask is patterned to include openings, and especially since the Applicant has not disclosed a specified width of the mask opening. In addition, it takes the motivation of Pfirch that an elevation of electric strength can be achieved by varying the openings within the mask in order to vary the dopant concentration. Furthermore, Pfirch teaches that the dopant diffuses completely, extending underneath the unexposed portions of the mask, thereby creating a single region. Therefore, it is implied that a lateral dopant gradient profile is performed, since the dopant diffusion region is extended in a lateral direction. Finally, with regards to Applicant's statements of "the guard rings are electrically joined to the main junctions," is a clear issue, however, is not claimed.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stanetta Isaac  
Patent Examiner  
June 24, 2006



LYNNE A. GURLEY  
PRIMARY PATENT EXAMINER  
TC 2800, AU 2812